

CL1B Block Diagram

C2
2009-12-30

- VTERM(+0.9V)
- VTT(+1.05V)
- +1.5VSUS
- +1.5V
- +1.8VMEM
- +1.8V
- +2.5V
- 3VPCU
- +3.3V
- +3.3VSUS
- LCD_3.3V
- LCD_5V
- +5V

C7-M (ULV)

VCORE:+1.196 ~ +0.748
VCCP:+1.05V
VCCA:+1.8V or +1.5V

CPU VCORE

**Clock Gengerator
ICS9UM7002**

Frame Buffer

7" LCD

DCON

VX855(U)

VTT:VCCP (+1.05V)
VCC15:+1.5V or +1.2V
VCC33:+3.3V
VCCMEM:+1.8V
VSUS15:+1.5VSUS
VSUS33:+3.3VSUS

DDRII 1GB

MICRO SD

Camera

WLAN Conn.

**WLAN
Module**

**Card Reader
SD Card SLOT**

**Int.
SPK**

**HDA CODEC
CX20582**

HD Audio

**Audio
Jack**

**Int.
Mic**

USB PORT X3

**EC
KB3700**

**SPI
Flash**

Int. KB

T/P

Battery


Charger


Quanta Computer Inc.
PROJECT : CL1B


Size	Document Number	Rev
		3A
BLOCK DIAGRAM		
Date: Monday, March 15, 2010	Sheet	1 of 36

Index - Sheets

FORM NAME	VERSION	DESCRIPTION	CONTROL SYMBOL	IN	EX	IN
001	01.01.01	001 cover		1	1	1
002	01.01.02	002		1	1	1
003	01.01.03	003		1	1	1
004	01.01.04	004		1	1	1
005	01.01.05	005		1	1	1
006	01.01.06	006		1	1	1
007	01.01.07	007		1	1	1
008	01.01.08	008		1	1	1
009	01.01.09	009		1	1	1
010	01.01.10	010		1	1	1
011	01.01.11	011		1	1	1
012	01.01.12	012		1	1	1
013	01.01.13	013		1	1	1
014	01.01.14	014		1	1	1
015	01.01.15	015		1	1	1
016	01.01.16	016		1	1	1
017	01.01.17	017		1	1	1
018	01.01.18	018		1	1	1
019	01.01.19	019		1	1	1
020	01.01.20	020		1	1	1
021	01.01.21	021		1	1	1
022	01.01.22	022		1	1	1
023	01.01.23	023		1	1	1
024	01.01.24	024		1	1	1
025	01.01.25	025		1	1	1
026	01.01.26	026		1	1	1
027	01.01.27	027		1	1	1
028	01.01.28	028		1	1	1
029	01.01.29	029		1	1	1
030	01.01.30	030		1	1	1
031	01.01.31	031		1	1	1
032	01.01.32	032		1	1	1
033	01.01.33	033		1	1	1
034	01.01.34	034		1	1	1
035	01.01.35	035		1	1	1
036	01.01.36	036		1	1	1
037	01.01.37	037		1	1	1
038	01.01.38	038		1	1	1
039	01.01.39	039		1	1	1
040	01.01.40	040		1	1	1
041	01.01.41	041		1	1	1
042	01.01.42	042		1	1	1
043	01.01.43	043		1	1	1
044	01.01.44	044		1	1	1
045	01.01.45	045		1	1	1
046	01.01.46	046		1	1	1
047	01.01.47	047		1	1	1
048	01.01.48	048		1	1	1
049	01.01.49	049		1	1	1
050	01.01.50	050		1	1	1
051	01.01.51	051		1	1	1
052	01.01.52	052		1	1	1
053	01.01.53	053		1	1	1
054	01.01.54	054		1	1	1
055	01.01.55	055		1	1	1
056	01.01.56	056		1	1	1
057	01.01.57	057		1	1	1
058	01.01.58	058		1	1	1
059	01.01.59	059		1	1	1
060	01.01.60	060		1	1	1
061	01.01.61	061		1	1	1
062	01.01.62	062		1	1	1
063	01.01.63	063		1	1	1
064	01.01.64	064		1	1	1
065	01.01.65	065		1	1	1
066	01.01.66	066		1	1	1
067	01.01.67	067		1	1	1
068	01.01.68	068		1	1	1
069	01.01.69	069		1	1	1
070	01.01.70	070		1	1	1
071	01.01.71	071		1	1	1
072	01.01.72	072		1	1	1
073	01.01.73	073		1	1	1
074	01.01.74	074		1	1	1
075	01.01.75	075		1	1	1
076	01.01.76	076		1	1	1
077	01.01.77	077		1	1	1
078	01.01.78	078		1	1	1
079	01.01.79	079		1	1	1
080	01.01.80	080		1	1	1
081	01.01.81	081		1	1	1
082	01.01.82	082		1	1	1
083	01.01.83	083		1	1	1
084	01.01.84	084		1	1	1
085	01.01.85	085		1	1	1
086	01.01.86	086		1	1	1
087	01.01.87	087		1	1	1
088	01.01.88	088		1	1	1
089	01.01.89	089		1	1	1
090	01.01.90	090		1	1	1
091	01.01.91	091		1	1	1
092	01.01.92	092		1	1	1
093	01.01.93	093		1	1	1
094	01.01.94	094		1	1	1
095	01.01.95	095		1	1	1
096	01.01.96	096		1	1	1
097	01.01.97	097		1	1	1
098	01.01.98	098		1	1	1
099	01.01.99	099		1	1	1
100	01.01.100	100		1	1	1













20091116 solve the overshoot of clock
20100122




SMBus ADDRESS : D3

ICS9UM701 ON : 0 OFF : 1


3	2	1		
FSLA	FSLC	FSLB	CPU	PCI
0	0	0	266.66	33
1	0	0	133.33	33
0	0	1	200	33
1	0	1	166.66	33
0	1	0	333.33	33
1	1	0	100	33
0	1	1	400	33
1	1	1	200	33









Put the caps. on the bottom of CPU.
Please refer to the placement below.







HOST
Rev.0.2

HD0	B15	HD#0
HD1	B13	HD#1
HD2	F11	HD#2
HD3	G12	HD#3
HD4	G12	HD#4
HD5	F11	HD#5
HD6	G11	HD#6
HD7	C11	HD#7
HD8	A15	HD#8
HD9	B14	HD#9
HD10	A12	HD#10
HD11	A11	HD#11
HD12	G10	HD#12
HD13	D10	HD#13
HD14	A13	HD#14
HD15	F10	HD#15
HD16	C10	HD#16
HD17	D9	HD#17
HD18	C7	HD#18
HD19	B6	HD#19
HD20	A9	HD#20
HD21	C8	HD#21
HD22	B10	HD#22
HD23	A8	HD#23
HD24	A8	HD#24
HD25	E9	HD#25
HD26	E9	HD#26
HD27	E8	HD#27
HD28	C6	HD#28
HD29	B9	HD#29
HD30	H10	HD#30
HD31	D8	HD#31
HD32	C2	HD#32
HD33	F7	HD#33
HD34	B5	HD#34
HD35	C3	HD#35
HD36	A6	HD#36
HD37	A6	HD#37
HD38	E7	HD#38
HD39	G8	HD#39
HD40	B1	HD#40
HD41	D5	HD#41
HD42	B2	HD#42
HD43	G4	HD#43
HD44	A4	HD#44
HD45	E5	HD#45
HD46	G7	HD#46
HD47	F6	HD#47
HD48	D4	HD#48
HD49	E3	HD#49
HD50	D2	HD#50
HD51	G2	HD#51
HD52	D1	HD#52
HD53	E1	HD#53
HD54	D1	HD#54
HD55	H5	HD#55
HD56	H5	HD#56
HD57	G3	HD#57
HD58	H1	HD#58
HD59	H1	HD#59
HD60	H2	HD#60
HD61	G6	HD#61
HD62	H4	HD#62
HD63	E4	HD#63





Debug test point











MEMORY CH - A

20091119 For 512MB, depopulate




Quanta Computer Inc.
PROJECT : CL1B
VX855(U) MEM BUS CH1

Size	Document Number	Rev
		3A
Date:	Monday, March 15, 2010	Sheet 8 of 36










20091119 For 512MB, depopulate

Layout Notes:
 placement between



Quanta Computer Inc.
 PROJECT : CL1B
 DDR II MEMORY BANK 1





- (21) PIXDATA0
- (21) PIXDATA1
- (21) PIXDATA2
- (21) PIXDATA3
- (21) PIXDATA4
- (21) PIXDATA5
- (21) PIXDATA6
- (21) PIXDATA7
- (21) PIXDATA9
- (21) PIXDATA10
- (21) Cam_HSYNC
- (21) Cam_VSYNC
- (18,31) VGH_EN
- (18,31) VDDEN
- (18,31) BACKLIGHT


- (21) Cam_HSYNC
- (21) Cam_VSYNC
- (21) PIXCLK
- (18,31) DBC

- (18,31) VGH_EN
- (18,31) VDDEN
- (18,31) BACKLIGHT
- (18,31) DBC



VX855_27x27_08M

Quanta Computer Inc.
PROJECT : CL1B


Size	Document Number	Rev
	VX855(U) VIDEO BUS	3A
Date:	Monday, March 15, 2010	Sheet 12 of 36



VX855_27_27_08M




20090803 Correct







20090803 Correct

20091231 populate





FOR DEBUG





NB Strapping

Pin	Function	Pull Low	Pull High
PDA1	PLL OK source select	from NB PLL	from SB Logic*
PDA0	IOQ depth	12 *	1
GPIO13	GTL pull up	Enable *	Disable
NB_TDO	Debug Link enable	XD Mode*	Debug Link



SB Strapping


Pin	0:Low 1:High	Function
MSPISS1/MSPISS0	00 *	IDE
	01	NFC
	10	CE ATA
MSPISS2	0: SPI/LPC *	NFC ROM Select
	1: NFC ROM	
PDA2	0: Disable *	PCI Master Mode Enable
	1: Enable	






NB Strapping

Pin	0:Low 1:High	FSB Freq.
GPIO12/ GPIO11/ GPIO10	000	100Mhz
	001	133Mhz
	010	200Mhz
	011	266Mhz
	111 *	Auto Mode

HDD connector

2009/10/01 don't populate






Quanta Computer Inc.

PROJECT : CL1B


Size: Document Number: **VX855(U) USB&LPC&DAC&PM** Rev: 3A

Date: Monday, March 15, 2010 Sheet: 15 of 36




20091116 depopulate for 512MB

EMI




20090609 modify



DCON power plane

Power name	Note	Power status
1	DCON_2.5V	SDRAM power S3
2	DCON_1.8V	DCON core power S3
3	LCD_1.8V	LCD power S3
4	+3.3V	System power S0



Quanta Computer Inc.
PROJECT : CL1B

Size	Document Number	Rev
DCON ASIC		3A
Date:	Monday, March 15, 2010	Sheet 18 of 36




30090826 correct

20091123 change to short

To NB CRT SPD
To NB CRT SPCLK
To SB GPIO8/SSPICLK

To SB GPII1/SSPI6S
To SB GPIIO/SSPISDI
To SB -SMBCK2


To SB GPIO12





HD Audio Bus

- (15) AZ_RST#
- (15) AZ_BITCLK
- (15) AZ_SYNC
- (15) AZ_SDN0
- (15) AZ_SDO1

Int. Stereo Speakers
5V / 8 Ohm / 1.5W











HP / MIC JACK SENSE CONTROL



For layout, need to have wide copper bridge under CODEC connecting AGND and DGND.

MIC Decoupling close to Codec
HP / MIC jack Decoupling close to Connector





QUANTA CONFIDENTIAL

Quanta Computer Inc.
PROJECT : CL1B

Size	Document Number	Rev
Date	Monday, March 15, 2010	3A

NAND FLASH/SD/CAMERA
Sheet 21 of 36

5

4

3

2

1

D

D

C


C

B

B

A

A

		Quanta Computer Inc.
		PROJECT : CL1B
Size	Document Number	Rev
		3A
NAND FLASH		
Date:	Monday, March 15, 2010	Sheet 22 of 36

5

4

3

2

1








GPIO[2] boot-up configuration:
 0: JTAG mode enabled (pulled low by 100kohms)
 1 and floating: JTAG mode disabled (Default)


[ANT_SEL_N, TR3n] boot-up configuration:
 00: General SPI (pulled-low by 100kohms)
 11: SDIO (floating is ok)

GPIO[4]:
 WLAN MAC wake-up input/interrupt input

ECSn boot-up configuration:
 0: Boot up from SPI EEPROM (pulled-low by 100kohms)
 1 & floating: Boot up from host interface (Default)




Future Hacking





20091229 to prevent the leakage of WLAN_3.3V, change +3.3V to WLAN_3.3V

USB power / port




Reset circuit







Quanta Computer Inc.
PROJECT : CL1B

Size	Document Number	Rev
	USB	3A
Date:	Monday, March 15, 2010	Sheet 25 of 36




1.8 Volt +/- 5%
 Fs=400K
 Continuous current:5A
 Peak current:7.5A
 OCP minimum 10A




$$VOUT = 0.8 * (R1 + R2) / R2$$



2009/07/27 for power sequency



(23,25,27) MAIN_ON



$$V_o = 0.8 \times (1 + (R_2/R_3))$$




Quanta Computer Inc.

PROJECT : CL1B

Size	Document Number	Rev
	DC/DC 1.2V/1.05V	3A
Date:	Monday, March 15, 2010	Sheet 29 of 36


CPU CORE (MAX1907)



D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
1	0	0	0	0	0	1.196V	0	0	0	0	0	0	1.708V
1	0	0	0	0	1	1.180V	0	0	0	0	0	1	1.692V
1	0	0	0	1	0	1.164V	0	0	0	0	1	0	1.676V
1	0	0	1	0	0	1.148V	0	0	0	1	0	1	1.660V
1	0	0	1	1	0	1.132V	0	0	0	1	1	0	1.644V
1	0	1	0	0	0	1.116V	0	0	1	0	0	0	1.628V
1	0	1	0	1	0	1.100V	0	0	1	1	0	0	1.612V
1	0	1	1	0	0	1.084V	0	0	1	1	1	0	1.596V
1	0	1	1	1	0	1.068V	0	0	1	1	1	1	1.580V
1	0	1	1	1	1	1.052V	0	0	1	1	1	1	1.564V
1	1	0	0	0	0	1.036V	0	0	1	0	0	0	1.548V
1	1	0	0	0	1	1.020V	0	0	1	0	1	0	1.532V
1	1	0	0	1	0	1.004V	0	0	1	0	1	0	1.516V
1	1	0	1	0	0	0.988V	0	0	1	0	1	0	1.500V
1	1	0	1	1	0	0.972V	0	0	1	1	0	0	1.484V
1	1	0	1	1	1	0.956V	0	0	1	1	1	0	1.468V
1	1	1	0	0	0	0.940V	0	1	0	0	0	0	1.452V
1	1	1	0	0	1	0.924V	0	1	0	0	1	0	1.436V
1	1	1	0	1	0	0.908V	0	1	0	0	1	0	1.420V
1	1	1	0	1	1	0.892V	0	1	0	0	1	1	1.404V
1	1	1	1	0	0	0.876V	0	1	0	1	0	0	1.388V
1	1	1	1	0	1	0.860V	0	1	0	1	0	1	1.372V
1	1	1	1	1	0	0.844V	0	1	0	1	1	0	1.356V
1	1	1	1	1	1	0.828V	0	1	0	1	1	1	1.340V
1	1	1	1	0	0	0.812V	0	1	1	0	0	0	1.324V
1	1	1	1	0	1	0.796V	0	1	1	0	1	0	1.308V
1	1	1	1	1	0	0.780V	0	1	1	0	1	0	1.292V
1	1	1	1	1	1	0.764V	0	1	1	0	1	1	1.276V
1	1	1	1	0	0	0.748V	0	1	1	1	0	0	1.260V
1	1	1	1	0	1	0.732V	0	1	1	1	0	1	1.244V
1	1	1	1	1	0	0.716V	0	1	1	1	1	0	1.228V
1	1	1	1	1	1	0.700V	0	1	1	1	1	1	1.212V

VCC_BOOT				Output
B2	B1	B0		
GND	GND	GND		1.708V
REF	REF	REF		1.372V
OPEN	OPEN	OPEN		1.036V
VCC	VCC	VCC		0.700V
REF	VCC	VCC		1.212V
OPEN	GND	GND		1.196V


SUSPEND MODE (SUS=HIGH)				Output
S2	S1	S0		
OPEN	OPEN	OPEN		0.780V
OPEN	VCC	REF		0.732V (0.724V)



Quanta Computer Inc.
PROJECT : CL1B

Size	Document Number	Rev	3A
DC/DC CPU CORE (MAX1907A)			
Date:	Monday, March 15, 2010	Sheet	30 of 36

20091224 save 3VPCU power consumption




LCD_AVDD3	POP	de-POP
9.6V	PR154	PR162
1.3.5V	PR162	PR154

HOLE5	HOLE2	HOLE4	HOLE8	HOLE1	HOLE3	OP1
*3.2_8_S	*3.2_8_S	*3.2_8_S	*3.2_8_S	*3.2_8_S	*3.2_8_S	VIA HOLE
HOLE13	HOLE14	HOLE15	HOLE7	HOLE11	HOLE12	HOLE6
*NON_PTH	*NON_PTH	*NON_PTH	*NON_PTH	*NON_PTH	*NON_PTH	*NON_PTH

Quanta Computer Inc.
PROJECT : CL1B

Size	Document Number	Rev
	VEE / BL	3A
Date:	Monday, March 15, 2010	Sheet 31 of 36

QUANTA CONFIDENTIAL



Schematic modify Item and History :

A1-->A2

1. DCON POWER -

- A. Change PQ9.B pin from DCON_1.8 to DCON_EN
- B. Change PQ13.G pin from DCON_EN to PQ12.C
- C. Change PQ17.G pin from VDDEN to LCD_AVDD

2. SB straping -

- A. Change R27, R83, R270, R54, R34, R87, R78 and R82 from 4.7K ohm to 1K ohm.

3. Design issue -

- A.The D pin and S pin of Q8 and Q12 is inverse
- B.Change C299 part number
- C.Add test points: U28, pins 1, 4, 17, 29, 36, and 37
- d.Change U29 pin 37,36 net name from MIC1_R & MIC_L to MIC2_R & MIC2_L
- e.RTC issue: VIA recommend to delete R216

4. Power -

A.1.8VSUS

- a. Add off-page connector : VR_ON
- b. Modify PU5 pinout.
- c. For +1.8VUSU sense: stuff PR15 ; don't stuff PR27 and PR26
- d. For +1.8VUSU OCP : modify PR22 from 4.99K to 6.2K, OCP from 3A to 3.5A
- e. modify PU1 pin11 net name to VR_ON

B.+VCORE:

- a.For SYSOK PULL HIGH: Stuff PR45
- b.For +VCORE sense: don't stuff PC3 & PR3 ; stuff PR51 & PR52
- c.For CPU Load line : for meet load line -1mV/A, modify PR52 & PR50 from 1K to 680 ohm

C.1.2 and +VCCP:

- a.Modify power good circuit: change net name from 3.3VSUS to +3.3VSUS

D.Charger :

- a.Delete clamp circuit (PR118,PD18,PQ38,PR124):
PUL2 (MB39A129) can guaranty to 28V
- b.connect PUL2 pin21 to PQ36 pin1,2,3 directly
- c.change PR126 to 100K

5.WLAN-

Change WLAN solution from SD card to TM100 module. See page 24



Quanta Computer Inc.

PROJECT : CL1B

Size	Document Number	Rev
	NOTE	3A
Date:	Monday, March 15, 2010	Sheet 33 of 36

Schematic modify Item and History :

A2-->B1

2. SDIO

- A. SDIO:Micro SD
- B. SDIO1: SD Card Reader
- C. SDIO2: WLAN module

2. SB straping -

- A. Change R58, R170 and R195 pull up power plane on page13

3. Design issue -

A.Modify CPU RST circuit

- a.Add R248 0 ohm
- b.Populate Q18,Q20 R275 to prevent leakage for vendor's recommand.
- c.Del c299 for CPU power good delay time

B.Del SPI ROM of memory

C.Modify DCONLOAD and WLAN_RESET# to U19.AG20 and AF21

D.Modify Serial enable to U19.AJ21

E.Modify THRM# pin of U19 from PROCHOT# to EB_MODE

F.Del EDID_CLK and EDID_DATA of CRT circuit

G.Del R195 within GDATA0 pull low

H.Rerevse C436,C438, C233 and C232 for EMI/ESD

I.Add PC120 and PC121 for VH gilch and add D36 to prevent 3VPU forward to +1.8VSUS

J.Move C250 to close CON2 and modify CAM LED control.

K.Del NAND flash on page 22

L.Add PWRGD net on U28.17 & SYSOK on U28.4 & change M/B ID & Del SW7 on page 23

M. change Q14 from PNP BJT to P-MOS

N. Change WLAN solution from on board to slot and correct WLAN LED behavior on page 24.

O. Add Micro SD on page 24.

P. Correct power good circuit on page 25.

4. Power -

A.Del all jump,but only reserve the jump of +VCCORE and +1.8VSUS.


A.1.8VSUS

- a. Add off-page connector : VR_ON
- b. Modify PU5 pinout.
- d. For +1.8VUSU OCP : modify PR22 from 4.99K to 6.2K, OCP from 3A to 3.5A

B.+VCCORE:

- a.For SYSOK PULL HIGH: Stuff PR45
- b.For +VCCORE sense: don't stuff PC3 & PR3 ; stuff PR51 & PR52
- c.For CPU Load line : for meet load line -1mV/A, modify PR52 & PR50 from 1K to 680 ohm

D.Charger :

		Quanta Computer Inc.	
		PROJECT : CL1B	
Size	Document Number	Rev 3A	
NOTE			
Date:	Monday, March 15, 2010	Sheet	34 of 36

Schematic modify Item and History :

B2-->B3

1. Power -

- A. Change PL11 from 4.7uH to 15uH
- B. Delete PJP5

2. Design issue -

- A. Correct part refence from 12 to U24
- B. Change C299 part number
- C. Add test points: U28, pins 1, 4, 17, 29, 36, and 37
- d. Change U29 pin 37,36 net name from MIC1_R & MIC_L to MIC2_R & MIC2_L
- e. RTC issue: VIA recommend to delete R216

1. DCON POWER -

Title		
<Title>		
Size	Document Number	Rev
B	NOTE	3A
Date:	Monday, March 15, 2010	Sheet 36 of 36

Schematic modify Item and History :

C1-->C2

1. Power -

A. PU6/PU7 (AOZ1021): correct the R/C of comp pin to 11K and 2.2nF

B. Change the PQ21 from CHDTC144U to ME1304AT3 (Vgs<1V)

page 27 C. Correct the +3.3VSUS to 3VPCU on PR69.1 and PR62 for prevent the +1.2V_GD glitch

D. Change the Q13 and PQ31 to AO3404 for power good glitch by +3.3V & 5V sequence issue on PU3

E. Add MAX1776 circuit for TPS62050 L/T time isn't enough.

F. Correct the +1.2V discharge circuit

page 26 G. modify the PU12.14 and connect to PQ44.3 for excessive power

page 25 H. Add R/C delay on PRE_MAIN_ON to control MAIN_ON for S3 issue and reserve the D42 between MAIN_ON and PRE_MAIN_ON 3 quickly +1.2V discharge

page 24 I. Correct the Q37.2 form WL_SW to WLAN_3.3V for WLAN power sequence

J. Change the C446 to 0.47uF for prevent the glitch of WLAN_3.3V

K. Change the Q40.1 from +3.3V to WLAN_3.3V to prevent the leakage of WLAN_3.3V

page 23 L. Pull high on U28.55 for un-used Low battery function

M. correct the R366 and R362 for EC_ID

page 21 N. SWAP the CON2.10 and CON.11

O. Add L/C on Q2.1 for DVDD_1.8V excessive noise.

page 20 P. For EMI request, change R384 to C370 & R386 to C25

Q. Change C8 to R126 for preventing no sound on speaker when S3/reboot resume.

F. Power team suggest:

1. Reserve PC123, PR164.

2. Short the PU8.2 & PU8.6 to GND for Vin_OK keep high

2. Design issue -

A. Correct part reference from 12 to U24

B. Change C299 part number

C. Add test points: U28, pins 1, 4, 17, 29, 36, and 37

d. Change U29 pin 37, 36 net name from MIC1_R & MIC_L to MIC2_R & MIC2_L

e. RTC issue: VIA recommend to delete R216

1. DCON POWER -

Title		
<Title>		
Size	Document Number	Rev
B	NOTE	3A
Date:	Monday, March 15, 2010	Sheet 36 of 36