

CL4 Preliminary Schematic (C2 Version, C phase)

PAGE	DESCRIPTION	PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	TITLE PAGE	19	Int. SD SLOTS1 & Ext. SD SLOTS2	37	Schematic modify history B1
2	SYSTEM BLOCK DIAGRAM	20	eMMC FLASH (MLC)	38	Schematic modify history C
3	POWER SEQUENCE	21	EC IO3731	39	Schematic modify history D
4	RTC BATTERY & RTC CLOCK	22	WLAN MODULE (SDIO)	40	Power Rail
5	MMP3 (1/7) GPIO	23	USB HUB & PORTS		
6	MMP3 (2/7) INTERFACES	24	CAMERA & G-SENSOR & TOUCH		
7	MMP3 (3/7) DDR3_0 & NAND	25	TPD/KBD/LED/SENSOR/BUTTON		
8	MMP3 (4/7) DDR3_1	26	NEONODE TOUCH		
9	MMP3 (5/7) PWR	27	HDMI		
10	MMP3 (6,7/7) VSS & VCORE	28	POWER MAP		
11	DDR3_0 SDRAM	29	PWR (1/6) CHARGER		
12	DDR3_1 SDRAM	30	PWR (2/6) +3.3VSUS/+5V/+3.3V		
13	DDR3 TERMINATIONS	31	PWR (3/6) +1.8V/+VCORE		
14	RESET CIRCUIT/HOLES	32	PWR (4/6) DDR3 PWR/+1.2V		
15	DCON HX8837	33	PWR (5/6) LED BACKLIGHT		
16	LCD CONNECTOR	34	PWR (6/6) DISCHARGE		
17	I2S AUDIO CODEC ALC5631Q	35	POWER SEQUENCE TIMING		
18	AUDIO JACKS	36	Schematic modify history A2		




Quanta Computer Inc.

PROJECT : CL4


Size	Document Number	Rev
	TITLE PAGE	1A
Date:	Wednesday, January 30, 2013	Sheet 1 of 40

CL4 System Block Diagram (B Version, A2 stage)



For Reference Only 3

Updated on 2012/07/12



Quanta Computer Inc.


PROJECT : CL4


Size	Document Number	Rev
		1A



POWER SEQUENCE

Date: Wednesday, January 30, 2013 Sheet 3 of 40

RTC Battery Charger





 Quanta Computer Inc. PROJECT : CL4		Rev 1A
RTC BATTERY & RTC CLOCK		
Date:	Wednesday, January 30, 2013	Sheet 4 of 40



MEM size

MEM Size	GPIO1	GPIO0
1G	R109(0)	R113(0)
2G	R109(0)	R112(1)
Undefined	R108(1)	R113(0)
Undefined	R108(1)	R112(1)



Quanta Computer Inc.











PROJECT : CL4

MMP3 2128(1/7) GPIO

Size	Document Number	Rev
		1A



Date: Wednesday, January 30, 2013 Sheet 5 of 40

JTAG & UART Debug Port








Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	MMP3 2128(27) INTERFACE	1A
Date:	Wednesday, January 30, 2013	Sheet 6 of 40




Quanta Computer Inc.
PROJECT : CL2

Size	Document Number	Rev
	ARMADA 610 (3/5) DDR3 & NAND	4A
Date:	Wednesday, January 30, 2013	Sheet 7 of 40





Layout:
Place as close as possible to SoC



Quanta Computer Inc.
PROJECT : CL4



Size	Document Number	Rev
	MMP3 2128(3/7) DD3/NAND	1A
Date:	Wednesday, January 30, 2013	Sheet 8 of 40



0130 : For SRF

Quanta Computer Inc.
PROJECT : CL4



Size	Document Number	Rev
	MMP3 2128(6,77)VSS & +VCCORE	1A
Date:	Wednesday, January 30, 2013	Sheet 10 of 40



- (8,13) M0_A[0:14] M0_A[0:14]
- (8,13) M0_BA[0:2] M0_BA[0:2]
- (8,13) M0_CKE0 M0_CKE0
- (8,13) M0_ODT0 M0_ODT0
- (8,13) M0_WE# M0_WE#
- (8,13) M0_RAS# M0_RAS#
- (8,13) M0_CAS# M0_CAS#
- (8,13) M0_CS#0 M0_CS#0
- (8) M0_CLKP0 M0_CLKP0
- (8) M0_CLKN0 M0_CLKN0
- (8) M0_DQ[0:31] M0_DQ[0:31]
- (8) M0_DQSP[0:3] M0_DQSP[0:3]
- (8) M0_DQSN[0:3] M0_DQSN[0:3]
- (8) M0_DM[0:3] M0_DM[0:3]
- (8) M0_RESET# M0_RESET#

DDR3 SDRAM 96ball x16 list...
HYU - 2Gb x16 - AKD5MGGTW04 - V

Quanta Computer Inc. PROJECT : CL3		Size	Document Number	Rev	
		DDR3 SDRAM		1A	
Date:	Wednesday, January 30, 2013	Sheet	11	of	40





- (7,13) M1_A[0:14] → M1_A[0:14]
- (7,13) M1_BA[0:2] → M1_BA[0:2]
- (7,13) M1_CKE0 → M1_CKE0
- (7,13) M1_ODT0 → M1_ODT0
- (7,13) M1_WE# → M1_WE#
- (7,13) M1_RAS# → M1_RAS#
- (7,13) M1_CAS# → M1_CAS#
- (7,13) M1_CS#0 → M1_CS#0
- (7) M1_CLKP0 → M1_CLKP0
- (7) M1_CLKN0 → M1_CLKN0
- (7) M1_DQ[0:31] → M1_DQ[0:31]
- (7) M1_DQSP[0:3] → M1_DQSP[0:3]
- (7) M1_DQSN[0:3] → M1_DQSN[0:3]
- (7) M1_DM[0:3] → M1_DM[0:3]
- (7) M1_RESET# → M1_RESET#

Quanta Computer Inc.
PROJECT : CL3


Size	Document Number	Rev	1A
DDR3 SDRAM			
Date: Wednesday, January 30, 2013		Sheet 12 of 40	

CH0 Address/Control/Clock Terminations


CH1 Address/Control/Clock Terminations



DDR3 Power Decoupling *Follow Marvell's schematic*




NOTE: Place caps next to package and near pall




Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	DDR3 TERMINATION	1A
Date: Wednesday, January 30, 2013		Sheet 13 of 40


POWER GOOD





MR Sensor




ALL SYSTEM POWER GOOD



EMI request




<p>Quanta Computer Inc. PROJECT : CL4</p>		Size	Document Number	Rev
		Date	Wednesday, January 30, 2013	Sheet 14 of 40
RESET CIRCUIT/HOLES				1A



Quanta Computer Inc.
PROJECT : CL4
DCON HX8837


Size	Document Number	Rev
		1A

Date: Wednesday, January 30, 2013 Sheet 15 of 40




Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	LCD CONNECTOR	1A
Date: Wednesday, January 30, 2013 Sheet 16 of 40		




0620 Change footprint


I2S:






INT/EXT MIC:




H/P OUT & SPK OUT:





Audio Power



Analog Ground of Audio








RESET CIRCUIT



Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	I2S AUDIO CODEC ALC5631Q	1A
Date: Wednesday, January 30, 2013		Sheet 17 of 40




HIGH: DC Coupling
LOW: AC Coupling


Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev 1A
AUDIO JACKS		
Date: Wednesday, January 30, 2013		Sheet 18 of 40




Ext. SD2 Card Reader



SD Write Protect Detection
(0: Write Enable; 1: Write Protect)




LAYOUT:
Close to Connector with Short Stub




Int. SD1 Card Reader

PUSH-PUSH TYPE




SD Write Protect Detection
(0: Write Enable; 1: Write Protect)



Int. SD1 PULLUP




LAYOUT:
Close to Connector with Short Stub



HINGE TYPE











Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	MICRO SD & SD SLOTS	1A
Date: Wednesday, January 30, 2013		Sheet 19 of 40

eMMC



eMMC PULLUP





1: Power off
0: Power on

TOS -- 8G -- AKE3QZPT000
TOS -- 16G -- AKE3RZPT000
TOS -- 32G -- AKE3SZPT001

HYU -- 8G -- AKE3QZUTW00 ???
HYU -- 16G -- AKE3RZUTW00
HYU -- 32G -- AKE3SZUTW00


SAM -- 8G -- AKE3QZPT503
SAM -- 16G -- AKE3RZPT501
SAM -- 32G -- AKE3SZPT500

		Quanta Computer Inc. PROJECT : CL4	
		Size Document Number	Rev 1A
NAND FLASH (MLC)			
Date: Wednesday, January 30, 2013		Sheet 20 of 40	




EC ID



EC ID0	Setting
A1	1/8*3VSUS
A2	2/8*3VSUS
B1	3/8*3VSUS
C1	4/8*3VSUS
C2	5/8*3VSUS




EC ID1	Setting
A1-C	1/8*3VSUS




EC UART Debug port




Restore




REFLASH EC CODE




EC host communication




Suspend/resume function




Others





EC Crystal



REFLASH EC HEADER



HW strap pin




Quanta Computer Inc.
PROJECT : CL4






Size Document Number
EC IO3731

Date: Wednesday, January 30, 2013 Sheet 21 of 40 Rev 1A


WLAN Module in Mini-PCIE Socket
Only for SDIO & USB Devices




WLAN Power



WLAN LED Indicator



GPIO[4]:
WLAN MAC wake-up input/interrupt input



WL_GPIO[2] boot-up configuration:
0: JTAG mode enabled (pulled low by 100kohms)
1 and floating: JTAG mode disabled (Default)




[ANTS_SEL_N, TR3n] boot-up configuration:
00: General SPI (pulled-low by 100kohms)
11: SDIO (floating is OK)

ECsn boot-up configuration:
0: Boot up from SPI EEPROM (pulled-low by 100kohms)
1 & floating: Boot up from host interface (Default)


<p>Quanta Computer Inc. PROJECT : CL4</p>		Size	Document Number	Rev	
				1A	
<p>WLAN MODULE (SDIO)</p>		Date:	Wednesday, January 30, 2013	Sheet	22 of 40

USB HUB


GL850G-22 Not Support Power Switch




USB HUB XTAL





1218: Change XTAL's size to 3.2*2.5. and adjust the Cd/Cg for TXO's suggestion




HUB_TEST
0: Normal Operation (Internal PD)
1: Test Mode



HUB_PSELF
0: GL850G is bus-powered
1: GL850G is self-powered




USB PORTS



Quanta Computer Inc.
PROJECT : CL4


Size	Document Number	Rev
	USB HUB & PORTS	1A
Date: Wednesday, January 30, 2013		Sheet 23 of 40

Camera




No.	Signal
1	PWDN
2	D7
3	D6
4	D5
5	D4
6	DGND
7	D3
8	D2
9	D1
10	D0
11	I2C Clock
12	MXCK (XCLK)
13	I2C Data
14	DOVDD
15	DVDD
16	PIXCLK
17	RESET
18	VSYNC
19	HSYNC
20	AGND

Accelerometer (Default)




G_SENSOR_CS
1: I2C mode
0: SPI enabled

1017: delete 0 ohm



CAM_PWRDN 0: Normal mode
1: Power down mode

CAM_RST 0: Reset mode
1: Normal mode





Quanta Computer Inc.
PROJECT : CL4


Size	Document Number	Rev
	CAMERA & G-SENSOR & TOUCH	1A
Date: Wednesday, January 30, 2013		Sheet 24 of 40

TOUCH PAD & KEYBOARD

Buttons













LED (Battery, Power & Storage)



Quanta Computer Inc.
PROJECT : CL4


Size	Document Number	Rev
	TPD/KBD/LED/MR SENSOR/BUTTON	1A
Date:	Wednesday, January 30, 2013	Sheet 25 of 40




Quanta Computer Inc.
PROJECT : CL4
NEONODE

Size	Document Number	Rev
		1A


Date: Wednesday, January 30, 2013 Sheet 26 of 40




HDMI INTERFACE




HDMI POWER SUPPLY




HW STRAP PIN





I2S BUS LEVEL SHIFT



HDMI HOT PLUG




EMI reserve for HDMI



For ESD Layout note: Place close to HDMI Conn

<p>Quanta Computer Inc. PROJECT : CL4</p>			Size	Document Number	Rev
					1A
<p>NAND FLASH (MLC)</p>			Date:	Wednesday, January 30, 2013	Sheet 27 of 40


▷ Pink signals from EC
 ○ Blue signals from SOC
 □ Black signals from others



Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev 1A
POWER MAP		
Date: Wednesday, January 30, 2013 Sheet 28 of 38		

Input 10.5V~25V




CHRG_AC_IN = [(+VADP_IN-0.6)*PR242]/(PR241+PR242)






AC input detet volt ~ 9V

Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	PWR (16) CHARGER	1A
Date:	Wednesday, January 30, 2013	Sheet 29 of 38





USB HUB POWER





Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	PWR (2/6) +3.3VSUS/+5V/+3.3V	1A
Date:	Wednesday, January 30, 2013	Sheet 30 of 38




SOC CORE POWER (+VCORE)




VID1	VID2	+VCORE
0	0	1.240V
0	1	1.305V
1	0	1.00V
1	1	1.065V

3.5A






Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	PWR (3/6) +1.8V+VCORE	1A
Date: Wednesday, January 30, 2013		Sheet 31 of 38




	PR46	PR47	Voltage
DDR3	15k	18.2k	1.5V
DDR3L	11.5k	18.2k	1.35V





Quanta Computer Inc.
PROJECT : CL4

Size	Document Number	Rev
	PWR (4/6) DDR3 PWR/+1.2V	1A
Date:	Wednesday, January 30, 2013	Sheet 32 of 38


SoC




DDR3




eMMC




SD Card



USB




WLAN



0124: Add discharge circuit to fix 8787 card disappear.

		Quanta Computer Inc. PROJECT : CL4	
DISCHARGE			
Date: Wednesday, January 30, 2013		Sheet 34 of 38	



- T1 > 0ms
- T2 > 0ms
- T3 > 100us
- T4 > 77us
- T5 > 385us
- T6 > 0ms
- T7 ~ 2ms

Blue signals from SOC
 Pink signals from EC
 Black signals from others

		Quanta Computer Inc. PROJECT : CL4	
		Size Document Number POWER SEQUENCE TIMING	Rev 1A
Date: Wednesday, January 30, 2013		Sheet 35 of 40	

Schematic modify Item and History :

A2-->B1

1.Fixing +3.3V_SOC -

- 1.Change PR79 to a 10K resistor

2.Fixing +3.3V_SOC -

- 1.PR62 (or PR57) should be 12.0K
- 2.PR67 should be 18.0K
- 3.PR66 should be 120K
- 4.PR73 should be 30.0K

3.Pulse JTAG Reset at start of day -

- 1.Add a small schottky between EN_+1.35V_DDR3 and PRI_TRST#. The cathode of the diode should be connected to EN_+1.35V_DDR3.
- 2.Remove the 100K resistor from R335.
- 3.Populate R334 with a 100K resistor

4.Fix MMP3 B0 errata 1.15 -

- 1.Replace R45 with a 10 ohm resistor (pref. 0603 or 0805)

5.Changing to a +1.8V SPI Flash -

- 1...

6.Changing to a +1.8V SPI Flash -

- 1.Remove the resistors from the following locations: R94 (3K), R98 (3K), R253 (3K), R258 (3K), R372 (1.2K), R373 (1.2K), and R375 (1.2K)
- 2.Replace D18 with a 3K resistor
- 3.Remove Q36, and place a 3K resistor between pins 1 and 3
- 4.Remove Q38, and place a 3K resistor between pins 1 and 4
- 5.Add a 3K pullup resistor to +3.3VSUS_EC (or +3.3VSUS) to EC_SDI_MISO (Q37, pin 3).
- 6.Add a 3.6K pulldown from SDI_MOSI (D18 anode) to GND
- 7.Add a 3.6K pulldown from SDI_CLK (Q36.1) to GND
- 8.Add a 3.6K pulldown from SDI_CS# (Q38.1) to GND



Quanta Computer Inc.

PROJECT : CL4

Size	Document Number	Rev 1A
NOTE		
Date:	Wednesday, January 30, 2013	Sheet 36 of 40

Schematic modify Item and History :

B1-->C1

1 Change footprint-

- 1.Change C351, C354 and C355 from 0603 to 0402
- 1.Change PC59, PC50, PC94, PC105 PC96, PC95, PC39 and PC38 from 0805to 0603

2.EMI issue-

- 1.Reserve a common choke L54 on USB_HUB_P/N
- 2.Change common choke source on both USB ports.
- 3.Add two bead (EMI FILTER MHC2012S800UBP(80,5A)) between battery connector(CN22) and P-MOS(PQ58).
- 3.Add C494 (330pf) to fix signal noise. Need to close R300
- 4.Reserve a discharge circuit on eMMC power and a pulled-up resistor R101 on eMMC_RST to fix SDHCI error.
- 5.Add C487 (330pf) and C488 (330pf) to fix ESD air discharge issue
- 6.Using +1.8V SPI Flash -

- 1.Populate U27 and remove Q36
- 2.Add R413(39 ohm)between SOC_SPI_CLK and SPI_CLK
- 3.Change R295 to 1 kohm

7.Add C485 (0.1uf) to close U7.3 for fixing power noise.

8.Change the following resistors from 0 ohm to short- R118,R105,R101,R79,R237,R229,R263,R103,R36,R60,R303,R174, R175,R363

9.Remove TP76 and TP74

10.Pull-up R103 to +1.8V_SOC_PMIC on CLK_REQ for Marvell's suggestion.

11.Electrical/Environmental Test Specification-

Add two serial resistors R409 (22ohm) between L22 and HP_OUT-L, R410 (22ohm) between L21 and HP_OUT-R.

12.Change R14.1 from +3.3V to +3.3V_NAND for sequence.

13.Using dual ext. SD power switch to support USH-I mode.

14.Reserve a cap C493 for CMD hold-timing

15.Modify MB_ID. Change R340 to 20k ohm.

16.Add a parallel cap C486(47pf) on R400 to fix SOC/EC communications issue.

17.Error key issue.

- 1.Change R386 and R392 from 0 ohm to ferrite bead(L53 and L52 with 220ohm).
- 2.Reserve C489,C490, C491 and C492 on +VIN.


18.Inverse the CN5.

19.Add a decoupling cap C500 (0.1uf) on HDMIC_5V and close to CN14.19


20.Fix +VIN noise

- 1.Add PC156 (10uf)on +VIN_5V_PAD.
- 2.Add PC157 (10uf)on +VIN_3V_PAD
- 3.Add PC155 and PC75 (10uf)on +VIN_1.8V_PAD
- 4.Add PC104 (10uf), PC153 (10uf) and PC154(0.1uf)on +VIN_1.8V_PAD
- 5.Add PC158 (10uf) on +VIN_DDR3_PAD.


21. Change the control pin of ext. SD power discharge.

 Quanta Computer Inc. PROJECT : CL4		Size	Document Number	Rev
			NOTE	1A
Date:	Wednesday, January 30, 2013	Sheet	37	of 40

Schematic modify Item and History :

		Quanta Computer Inc.
		PROJECT : CL4
Size	Document Number	Rev 1A
NOTE		
Date:	Wednesday, January 30, 2013	Sheet 38 of 40

Schematic modify Item and History :

		Quanta Computer Inc.
		PROJECT : CL4
Size	Document Number	Rev 1A
NOTE		
Date:	Wednesday, January 30, 2013	Sheet 39 of 40

Power Plane	Voltage	Description	Control Signal	S0	S3	S5
+VADP_IN	+10.5V~+25V	Adpater In		V	V	V
+3.3VBAT	+3.0V~+3.3V	RTC		V	V	V
+3.3VSUS	+3.3V	EC POWER	+VIN	V	V	V
+5V	+5V		EN_MAIN_PWR	V	V	X
+3.3V	+3.3V	RTC	EN_MAIN_PWR	V	V	X
+10V_GATE	~+9V	+3.3V power rail gate power	EN_MAIN_PWR	V	V	X
+3.3V_SOC	+3.3V	IO power of SoC	EN_+3.3V_SOC#	V	V	X
+3.3V_USIM	+3.3V	IO power of SoC	EN_+3.3V_NAND#	V	V	X
+3.3V_SD2	+3.3V	IO power of SoC / ext. SD	EN_SD2_PWR#	V	V	X
+3.3V_NAND	+3.3V	IO power of SoC	EN_+3.3V_NAND#	V	V	X
+3.3V_BB	+3.3V	IO power of SoC	EN_+3.3V_NAND#	V	V	X
+3.3V_USB_HUB	+3.3V	USB HUB	EN_USB_PWR	V	V	X
+1.8V_PMIC	+1.8V	IO power of SoC	EN_+1.8V_PMIC#	V	V	X
+1.8V_GPIO	+1.8V	IO power of SoC	EN_+1.8V_GPIO#	V	V	X
+1.8V	+1.8V	IO power of SoC	EN_MAIN_PWR	V	V	X
+5V_USB	+1.8V	IO power of SoC / USB POWER	EN_+5V_USB#	V	V	X
+1.2V	+1.2V	IO power of SoC	EN_+1.2V	V	V	X
+1.5V_DDR3	+1.5V	Memory power	EN_+1.5V_DDR3	V	V	X
+0.75VREF_DDR3	+0.75V	Memory power	EN_+0.75V_DDR3	V	V	X
+9.6V_LCD	9.6V	Analog power for LCD	EN_LCD_PWR	V	X	X
+18V_GH	+18V	TFT on power for LCD	EN_+18V_GH	V	X	X
-7V_GL	-7V	TFT off power for LCD	EN_LCD_PWR	V	X	X
+1.8V_DCON	+1.8V	DCON	EN_DCON_PWR#	V	X	X
+2.5V_DCON	+2.5V	DCON	EN_+2.5V_DCON	V	X	X
+VCORE	+1.33~+1.40V	SoC	EN_VCORE_PWR	V	V	X
+3.3V_WLAN	+3.3V	WLAN	EN_WLAN_PWR	V	X	X
+1.8V_WLAN	+1.8V	WLAN	+3.3V_WLAN	V	X	X
+3.3V_SD1	+3.3V	eMMC	EN_SD1_PWR#	V	V	X

Title			<Title>
Size	Document Number	Rev	
B	NOTE	1A	
Date:	Wednesday, January 30, 2013	Sheet	40 of 40